Abstract-High-speed serial link that achieves Gbps has the advantage of low cost and thus become popular. In this paper, we will implement the high-speed data serial link transceiver and demonstrate the pre-emphasis circuit. The overall circuit is implemented in TSMC 0.1 gum 1P6M 1 . 8~ CMOS process. The performance of the transceiver can reach 5Gbps over the 10-meter long cable.
INTRODUCTION
Due to the multimedia applications, demand of bandwidth for the transmission has increased. This demand has resulted in the development of high speed and low cost serial link technology [l-71. For the video of high resolution, the data rate may range from hundreds Mbps to Giga-bps to satisfy the need for playing real-time image of high resolution. In this high data rate application, the high-speed links play important role in computer-to-peripheral connections, local area networks, memory-busses, flat plane, etc. Nowadays, the known advanced high-speed links are listed in Table. 1. The standards are all for high-speed link over short distance in copper cable. The common characteristics are low swing differential signals with current mode driver and receiver because of the finite bandwidth of the channel. With data rate up to Gbps range, the propagation of the signaling is affected by two limitations. The first limitation is in the package and the other is cable. The chip package dominates the output pin performance because of the pin's loading and bonding wire. The pin's loading causes one RC time constant that lowers the location of the 3dB frequency. Thus, when the loading is larger, the 3db bandwidth is smaller. The bonding wire results in the pattern dependent data jitter and lowers the signal to noise ratio. When the frequency is higher, the bonding wire and cable becomes more and more critical in the performance of the whole system.
We propose a pre-emphasis architecture that can enlarge the high frequency components, so the overall frequency response in the receiver is uniform within our desired frequency range. The pre-emphasis circuit can handle cable length from l m to 15m. The paper is organized as follows. Section I1 shows the architecture of the transmitter.
The circuit design of functional blocks are described in Section 111. Section IV shows the implementation and simulation results. Finally, a conclusion is made in section V.
ARCHITECTURE DESIGN
This section describes the proposed transmitter for a binary 5Gbps serial link. Fig. 1 shows the block diagram of the transmitter, where the circuit elements designed are in solid blocks. This transmitter starts with high-speed parallel data stream, and follows a 5: 1 multi-phase multiplexer which transmits the 5Gb/s data into the transmission line using a 1 GHz clock. The multiplexer needs five phases of the 1 GHZ clock. The architecture also contains a 2-tap pre-emphasis decision blocks, parallel data synchronizer and driver. However, the length of the transmission line is not always the same, the design issue is discussed in the second part of this section. , ------ . From the above parameters, we can obtain the skin-effect resistance,
(1)
Once we have Rnf, we can use Hspice Welement cable model to model the cable and the frequency response of a 5m cabIe[3] [13] . Fig. 3 is the simulation result of lOcm cable and the 3dB frequency is about 40OMHz. The comparison of the attenuation in dB of the cable model and the measurement result is shown in Fig. 4 . Their -3 dB frequencies are quite the same. We know that the attenuation increases in higher frequency, and it is primarily due to the skin effect for frequency below 3GHZ as shown in Fig. 5 . The skin effect distorted the signaling because the attenuation of the low frequency and high frequency is not uniform as shown in Fig.  4 . Fig. 6 shows the distortion of the signaling caused by the skin effect. The way to overcome the bandwidth of the cable is to compensate for the frequency response of the cable. There are two ways to do this work. The first method is to pre-shape the signal in the transmitter so that the amplitude of the low frequency and high frequency response in the receiver is the same. The second way is to make an equalizer circuit in the receiver to equalize the received data. The transmitter pre-emphasis or receiver equalizer woks like a filter so that the wanted signal is passed and the unwanted signal is rejected. 
CIRCUIT DESIGN
A. Package effect The chip-package interface is shown in Fig. 7 . In general, lmm bonding wire stands for 1nH. The location of the termination resistor (on chip or off chip) has the impact on the receiver's frequency responset. As shown in Fig. 8 , when the resistor is on the chip, the gain in the frequency domain is degraded and the signal will be distorted in time domain. Moreover, when cable length decreases, this problem is more serious. When the operating frequency is higher, the voltage drops in the bonding wire is large. So the pulse to propagate over the transmission medium is seriously distorted because the bonding wire effect distorted the transmitting signaling. The transmission line is a low pass function. Pre-emphasis circuit plays a role of high pass filter, so in the receiver the frequency response is flatten within the bandwidth of our desired frequency range. The pre-emphasis either amplify the high frequency component or attenuate the low frequency component. The frequency response of the transceiver is depicted in Fig. 9 . In Fig. 9 (a) [1] [[3] , the pre-emphasis filter attenuates the low frequency components and in this work as shown in Fig. 9 (b) , the pre-emphasis amplifies the high frequency components. In the diagram, the dotted line means the overall frequency response. Fig: 9 The function of Pre-emphesis, (a) the low frequency part is attenuated and (b) the high frequency part is amplified.
O n -c y k b o z p i n i Off-chip
We use the scheme of Fig. 9 (b) . The primarily reason is that Fig. 9 (a) attenuate the low frequency part and the voltage swing in the receiver end may not be large enough to correctly recover the data. This similar architecture is used by the 4-PAM serial link [2] . As shown in Fig. 10 , in order to increase the high frequency components, we enlarge the transition of the signaling. C. Tap decision The driver includes the circuit blocks of the main driver and the pre-emphasis as shown in Fig. 11 . The numbers of taps are decided by the dada rate and length of cable. In high-speed link, the relationship between current (I) and differential amplitude of signal (AV) is AV=IxRe (2) where Re is the equivalent resistance. From Eqn. (2), we know that the amplitude increases linearly with current if the termination resistance is constant. The main driver represents the circuit of the principle driver and the pre-emphasis: tapl and tap2 represent the pre-shaping circuit to emphasize the high frequency components. The function of tapl is shown in Fig. 12 . The circuit of tapl operates when a data transition is detected and it supplies current I1 to enlarge AV. Fig. 13 is tapl decision Tapl is used to enlarge the AV in 1, 0, 1,0 ... transition (-2.5GHZ). However, there must be another tap (tap2) to deal with the attenuation due to 0, 0, 1, 1, 0, 0, 1, l . . . (-1.25GHZ) transition. .Tap2 is essential in our design to cancel IS1 problem. On the other hand, tap3 is required or not is determined by the receiver sensitivity, the area and the loading overhead due to the tap3 circuit. The function of the tap2 is shown in Fig. 14 . and the decision circuit is shown in Fig. 15 The five parallel data operate at lGbps rate, and we need multi-phase clock to transform the parallel data to serial data operating at 5Gbps rate over the cable. A parallel data synchronizer should be used as shown in Fig. 16 to synchronize with the multi-phase clock. as shown in Fig. 17 . The driver includes the main driver, tap1 and tap2, and all have five data path. When the length of the coaxial cable is 10 meter, the driver current is depicted as shown in Fig. 18 .
Tap2 in operation
In Fig. 19 , the tapl controls seven current sources with each of 3.8mA and the tap2 controls three current sources with each of 2mA. The control signals of Tapl and Tap2 are "a" and "b". The current of the man driver is 10.5mA that means the voltage of the signaling in the DC situation is 1.55V-1.8~ and AV is 0.25V. The current of Tapl is 15.2mA and when four switches are turn on, AV is enlarged by 0.38V. The current of Tap2 is 4mA and when two switches are turn on, the AV is enlarged by 0.1V. The total current transmitted to the cable can be
If the "a" and "b" parameter can be adaptively changed to deal with cable length and data rate, then it can be more robust in different environment.
The "a" and "b" parameters can be controlled by the receiver end through an adaptive scheme. The performance of differential input in the receiver and the attenuation of the cable determine the (A3 A2 A l ) to control tapl (Fig. 19) and 2 bits to control tap2. control bits of the decoder. In our design, there are 3 bits ........ The circuit of the main driver is shown as Fig. 20 . In Fig.  20 , it shows one of the five parallel circuit, and the driver uses multi-phase clock to transform the parallel data to serial data: when clock (N)=l and clock (N+l)=O, it is turn on.
IV. SIMULATION RESULTS
The input pattern can be periodic data or pseudo random. In general, pseudo random makes the data jitter worse. Fig.  22 shows the eye diagram in the output of the transmitter with PRBS for the pre-simulation. The eye diagrams of the A and B nodes in Fig. 21 are shown in Fig. 22 (a) and Fig. 22 (b) respectively. Fig. 23 shows the eye diagram of the receiver for the pre-simulation. The eyes diagrams of the C and D nodes in Fig. 21 are shown in Fig. 23 (a) and Fig. 23 (b) respectively. The eye diagram without pre-emphasis is shown in Fig. 24 . Obviously, this eye is very poor and it's amplitude is smaller than 200 mV. The overall circuits including PLL, transmitter, and differential-to-single receiver are implemented by using the full custom design flow. Clock buffers are used to insure the equal driving capability of multi-phase clocks. The circuit is implemented by using the process of TSMClP6M 0. I gum. The transmitted signal in node B, node D (Fig. 2 1) and the differential-to-single receiver output are shown in Fig. 25 (a) (b) (c) . The eye diagram of node D (Fig. 21) is shown in Fig. 26. Fig. 27 and Table. 2 show the overall layout and chip summary.
V. CONCLUSIONS
In this paper, we describe the limitation of the transmitter due to package and cable and introduce a better method to design the proposed transceiver. We have described the specification of the cable and we make a cable model with skin effect for the cable to be simulated in Hspice. The multi-phase multiplexer driver can relax the speed requirement. Moreover, the current of Tab1 and Tab2 can be tuned digitally to pre-emphasize the signal to improve the signal quality in the receiving end. By doing so, the length of the coaxial cable can be in the range of 1 meter to 15 meter. We use a five phases clock in the transceiver to achieve the SGb/s data rate over the cable with 10m length. All the transmitter and PLL circuit use full custom flow to handle IGHz clock rate. The chip is impkmented in TSMClP6M 0.18um CMOS technology. VI. REFERENCE
